File:Logic block pins.svg
Size of this PNG preview of this SVG file: 205 × 185 pixels. Other resolutions: 266 × 240 pixels | 532 × 480 pixels | 665 × 600 pixels | 851 × 768 pixels | 1,135 × 1,024 pixels.
Original file (SVG file, nominally 205 × 185 pixels, file size: 6 KB)
|
This is a file from the Wikimedia Commons. The description on its description page there is shown below.
|
Summary
An example of the connections of an FPGA logic block.
Source
Created by User:Joelholdsworth in Inkscape. This image is inelligable for copyright.
This W3C-unspecified vector image was created with Inkscape .
Licensing
|
This work is ineligible for copyright and therefore in the public domain because it consists entirely of information that is common property and contains no original authorship. |
File links
File history
Click on a date/time to view the file as it appeared at that time.
| Date/Time | Dimensions | User | Comment | |
|---|---|---|---|---|
| current | 08:39, 1 March 2007 | 205 × 185 (6 KB) | Joelholdsworth~commonswiki | ==Summary== An example of the connections of an FPGA logic block. ==Source== Created by User:Joelholdsworth in Inkscape. Use of this work which I have created is allowed under the terms of the GFDL license. {{Created with Inkscape}} ==License== {{GFD |
File usage
The following page uses this file:
