Line 21: |
Line 21: |
| Random-access-memory (RAM) is not to be confused with Ram as in the male [[Domestic sheep|sheep]]. | | Random-access-memory (RAM) is not to be confused with Ram as in the male [[Domestic sheep|sheep]]. |
| | | |
− | == Random-access Memory Media == | + | == Random-access MemoryDifferent Types Of RAM Media == |
| <gallery widths='160px' heights='100%' mode='traditional' caption=''> | | <gallery widths='160px' heights='100%' mode='traditional' caption=''> |
| File:Electronic Memory.jpg|A 64 bit memory chip die, the SP95 Phase 2 Buffer Memory produced at IBM mid 60s, versus [[Magnetic-core memory|memory core iron rings]] | | File:Electronic Memory.jpg|A 64 bit memory chip die, the SP95 Phase 2 Buffer Memory produced at IBM mid 60s, versus [[Magnetic-core memory|memory core iron rings]] |
Line 27: |
Line 27: |
| File:Swissbit 2GB PC2-5300U-555.jpg|Example of [[read/write memory|writable]] [[volatile memory|volatile]] random-access memory: Synchronous [[Dynamic RAM]] [[DIMM|modules]], primarily used as main memory in [[personal computers]], [[workstation]]s, and [[Server (computing)|server]]s. | | File:Swissbit 2GB PC2-5300U-555.jpg|Example of [[read/write memory|writable]] [[volatile memory|volatile]] random-access memory: Synchronous [[Dynamic RAM]] [[DIMM|modules]], primarily used as main memory in [[personal computers]], [[workstation]]s, and [[Server (computing)|server]]s. |
| | | |
− | File:Random Access Memory HyperX.jpg|8GB [[DDR3]] [[RAM]] stick with a white [[Heat sink|heatsink]] | + | File:Random Access Memory HyperX.jpg|8GB [[DDR3]] [[RAM]] stick with a white [[heatsink]] |
| | | |
| File:Early SSA accounting operations.jpg|These IBM [[tabulating machine]]s from the mid-1930s used [[mechanical counter]]s to store information. | | File:Early SSA accounting operations.jpg|These IBM [[tabulating machine]]s from the mid-1930s used [[mechanical counter]]s to store information. |
| | | |
− | File:Bundesarchiv Bild 183-1989-0406-022, VEB Carl Zeiss Jena, 1-Megabit-Chip.jpg|CMOS 1-[[megabit]] (Mbit) DRAM chip, one of the last models developed by [[Carl Zeiss AG|VEB Carl Zeiss Jena]] in 1989 | + | File:Bundesarchiv Bild 183-1989-0406-022, VEB Carl Zeiss Jena, 1-Megabit-Chip.jpg|CMOS 1-[[megabit]] (Mbit) DRAM chip, one of the last models developed by [[VEB Carl Zeiss Jena]] in 1989 |
| | | |
| File:SRAM Cell (6 Transistors).svg|Circuit diagram of an SRAM cell, built with six MOSFETs. The bulk connection of all transistors is to ground, but is not shown from simplicity. | | File:SRAM Cell (6 Transistors).svg|Circuit diagram of an SRAM cell, built with six MOSFETs. The bulk connection of all transistors is to ground, but is not shown from simplicity. |