Line 23: |
Line 23: |
| == Random-access MemoryDifferent Types Of RAM Media == | | == Random-access MemoryDifferent Types Of RAM Media == |
| <gallery widths='160px' heights='100%' mode='traditional' caption=''> | | <gallery widths='160px' heights='100%' mode='traditional' caption=''> |
− | File:Electronic Memory.jpg|A 64 bit memory chip die, the SP95 Phase 2 Buffer Memory produced at IBM mid 60s, versus [[Magnetic-core memory|memory core iron rings]] | + | File:Swissbit 2GB PC2-5300U-555.jpg|Example of [[read/write memory|writable]] [[volatile memory|volatile]] random-access memory: Synchronous [[dynamic RAM]] [[DIMM|modules]], primarily used as main memory in [[personal computers]], [[workstation]]s, and [[Server (computing)|server]]s. |
| | | |
− | File:Swissbit 2GB PC2-5300U-555.jpg|Example of [[read/write memory|writable]] [[volatile memory|volatile]] random-access memory: Synchronous [[Dynamic RAM]] [[DIMM|modules]], primarily used as main memory in [[personal computers]], [[workstation]]s, and [[Server (computing)|server]]s. | + | File:Electronic Memory.jpg|A 64 bit memory chip die, the SP95 Phase 2 buffer memory produced at IBM mid-1960s, versus [[Magnetic-core memory|memory core iron rings]] |
| | | |
− | File:Random Access Memory HyperX.jpg|8GB [[DDR3]] [[RAM]] stick with a white [[heatsink]] | + | File:Random Access Memory HyperX.jpg|8GB [[DDR3]] RAM stick with a white [[heatsink]] |
| | | |
| File:Early SSA accounting operations.jpg|These IBM [[tabulating machine]]s from the mid-1930s used [[mechanical counter]]s to store information. | | File:Early SSA accounting operations.jpg|These IBM [[tabulating machine]]s from the mid-1930s used [[mechanical counter]]s to store information. |
| | | |
− | File:Bundesarchiv Bild 183-1989-0406-022, VEB Carl Zeiss Jena, 1-Megabit-Chip.jpg|CMOS 1-[[megabit]] (Mbit) DRAM chip, one of the last models developed by [[VEB Carl Zeiss Jena]] in 1989 | + | File:Bundesarchiv Bild 183-1989-0406-022, VEB Carl Zeiss Jena, 1-Megabit-Chip.jpg|CMOS 1-[[megabit]] (Mbit) DRAM chip, one of the last models developed by [[VEB Carl Zeiss Jena]], in 1989 |
| | | |
| File:SRAM Cell (6 Transistors).svg|Circuit diagram of an SRAM cell, built with six MOSFETs. The bulk connection of all transistors is to ground, but is not shown from simplicity. | | File:SRAM Cell (6 Transistors).svg|Circuit diagram of an SRAM cell, built with six MOSFETs. The bulk connection of all transistors is to ground, but is not shown from simplicity. |
| | | |
− | File:DRAM Cell Structure (Model of Single Circuit Cell).PNG|DRAM Cell (1 Transistor and one capacitor) | + | File:DRAM Cell Structure (Model of Single Circuit Cell).PNG|DRAM cell (1 transistor and one capacitor) |
| | | |
| File:Samsung-1GB-DDR2-Laptop-RAM.jpg|A [[SO-DIMM]] stick of laptop RAM, roughly half the size of [[DIMM|desktop RAM]] | | File:Samsung-1GB-DDR2-Laptop-RAM.jpg|A [[SO-DIMM]] stick of laptop RAM, roughly half the size of [[DIMM|desktop RAM]] |